target IES
Pages
(Move to ...)
Home
About the Author
Contact Me / Request for Blog Content in .pdf format
Solution Manual for Real Time System by Jane W. S. Liu
Solution Manual for Modern Processor Design by John Paul Shen and Mikko H. Lipasti
Solution for IES Conventional 1998 : Electronics & Telecommunication Engineering : Paper I & Paper II
Quiz & Solution for UGC NET Electronics Science Exams
Windows Embedded CE 6.0 : Installation Guide & Download full Package Setups
▼
Saturday, November 22, 2014
Solution for Question 8 : IES Conventional 1998 : Electronics & Telecommunication Engineering : Paper II
›
Q.8. (a): For (6,3) systematic linear block code, the three parity-check bits C 4 , C 5 and C 6 are formed from the following equation ...
Solution for Question 2 : IES Conventional 1998 : Electronics & Telecommunication Engineering : Paper II
›
Q.2. (a): Calculate R i , A v and A i for the circuit shown. Use h ie = 100 Ohms, h fe = 99, h ie = h oe = 0. Solution: ...
Solution for Question 1 : IES Conventional 1998 : Electronics & Telecommunication Engineering : Paper II
›
Q.1. (a): A silicon transistor with V BE (sat) = 0.8 V, h FE = 100, V CE = 0.2 V is used in the circuit shown. Find the minimum value ...
Solution for Question1 (cont.) : IES Conventional 1998 : Electronics & Telecommunication Engineering : Paper I
›
Q.1 (f) : Synthesize the two Foster networks for Sol: ...
›
Home
View web version
.jpg)
.jpg)